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We consider realistic, multi-parameter error models and investigate the performance of the surface
code for three possible fault-tolerant superconducting quantum computer architectures. We map
amplitude and phase damping to a diagonal Pauli “depolarization” channel via the Pauli twirl
approximation, and obtain the logical error rate as a function of the qubit T1,2 and state preparation,
gate, and readout errors. A numerical Monte Carlo simulation is performed to obtain the logical error
rates, and a leading-order analytic formula is derived to estimate their behavior below threshold. Our
results suggest that scalable fault-tolerant quantum computation should be possible with existing
superconducting devices.
PACS numbers: 03.67.Lx, 03.67.Pp, 85.25.-j
I. INTRODUCTION
The surface code is a topological stabilizer code that
is attractive because of its two-dimensional nearest-
neighbor layout and high fault-tolerant error threshold
[1–7]. The most direct implementation of the surface
code with superconducting circuits leads to the hard-
ware design shown in Fig. 1, where the circles represent
qubit devices and the dotted lines between them rep-
resent tunable couplers. These tunable couplers, how-
ever, significantly increase the complexity of the hard-
ware. We therefore analyze the performance of this most
basic design, which we call the textbook architecture, as
well as two other fault-tolerant architectures for super-
conducting qubits with fixed capacitive coupling, using a
(mostly) realistic error model that includes qubit deco-
herence. Although our approach is valid for large qubit
arrays, we especially focus on first-generation implemen-
tations with code distances d = 3 and d = 5, and show
that an experimental demonstration of a small-d topo-
logical quantum memory should be possible with existing
superconducting devices; the d = 5 case already exhibits
a pronounced quantum memory enhancement with cur-
rent transmon T1 values.
Figures 1 through 3 show diagrams of the three fault-
tolerant superconducting architectures we consider. For
the textbook architecture we assume a two-dimensional
array of transmon qubits [8–11], and tunable couplers
[12–19] connecting nearest neighbors. The transmon
qubits have tunable frequency [20]. We assume that
the CNOT gates used to implement the stabilizer mea-
surements are performed using the CZ gate of Strauch
et al. [21], which has extremely high performance in
realistic, multi-qubit settings [22]. High-fidelity single-
qubit gates are carried out using DRAG pulses [23].
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The initial states of the syndrome qubits are prepared
via ideal projective measurements followed by local ro-
tations (if required). We assume the “catch-disperse-
release” measurement protocol of Ref. [24] for this pur-
pose, as well as for syndrome readout. Ideal tunable
coupler performance—including infinite on/off ratio—is
assumed, and stray coupling (such as that arising from
unintended capacitance between device elements) is ig-
nored. Gate parameters adopted for this architecture
are discussed in Sec. IV and summarized in Table I.
FIG. 1. (Color online) Layout of the distance-3 surface code
considered here. Open circles denote data qubits, and light
green (dark blue) filled circles denote X-type (Z-type) syn-
drome qubits. The dashed lines denote tunable qubit-qubit
coupling. We refer to this hardware design as the textbook
architecture.
Although tunable couplers have been demonstrated by
several groups, it is unknown whether they will be practi-
cal for use in a large-scale quantum computer. Therefore
we consider two alternative architectures with fixed (ca-
pacitive) coupling. Figure 2 shows an architecture pro-
posed by Helmer et al. [25], where each qubit in a two-
2FIG. 2. (Color online) Schematic diagram of the distance-
3 Helmer architecture. The circles represent superconduct-
ing qubits, with “idle” frequencies indicated by their colors.
The horizontal and vertical magenta (gray) rectangles are res-
onators. All horizontal (vertical) resonators have the same
frequency.
dimensional square lattice is coupled to a “horizontal” as
well as a “vertical” cavity. Horizontal and vertical cavi-
ties in this architecture are fixed at different frequencies,
while qubit frequencies are varied between them. The
CNOT gates between a pair of adjacent qubits across
the cavity are performed via an effective two-qubit flip-
flop interaction in the dispersive regime [25]. While par-
allel CNOT gates between two or more pairs of qubits
attached to the same resonator are allowed [25], these si-
multaneous operations reduce the gate fidelity. Note that
the Helmer architecture is not scalable, but the small dis-
tance cases are still of interest here.
Finally, we consider a scalable fixed-coupling architec-
ture discussed by DiVincenzo [26] and shown schemati-
cally in Fig. 3. Here each qubit (circle with solid bound-
ary) is coupled to two resonators (squares with solid
boundary). Both the qubit and resonator frequencies are
fixed, avoiding the need for low-frequency qubit biases,
and the CNOT gates are performed via a cross-resonance
protocol using microwaves [27–29]. Note that the num-
ber of qubit frequencies required for this architecture is
independent of the number of qubits in a large array. In
Fig. 3 we have shown a possible frequency allocation rep-
resented by 14 colors, 12 for qubits and 2 for resonators.
We emphasize that the error model considered here for
the DiVincenzo architecture ignores the effects of higher-
order interactions, microwave cross-coupling, and other
multi-qubit errors typically neglected in theoretical mod-
els, which might be significant in this architecture given
the larger values of coupling required.
We analyze these different architectures by fixing the
FIG. 3. (Color online) Schematic diagram of the architecture
discussed by DiVincenzo [26] for code distance d = 3. The
filled circles with boundaries represent qubits, squares with
boundaries represent resonators, and colors of both denote
their fixed frequencies. The unbounded circles are for the eye
and indicate whether a given block is for data (dark gray), X-
type syndrome (light green), or Z-type syndrome (blue). A
possible frequency allocation for all the components is shown.
intrinsic errors and gate times to estimated realistic val-
ues and calculating the logical error rate as a function
of the qubit coherence time T1. For tunable transmon
qubits, the T2 time is assumed to be equal to T1, while
for fixed-frequency transmons we assume that T2 = 2T1.
The logical error rate is calculated by mapping amplitude
and phase damping to the asymmetric “depolarization”
channel (ADC), a single-qubit error channel that is di-
agonal in the Pauli basis. This is explained in Sec. II.
The depolarization channel error model is widely used
in the quantum error correction literature, and the sym-
metric case allows simple comparison (especially of fault-
tolerant error-threshold values) between different error-
correcting codes. The action of the depolarization chan-
nel on stabilizer states can be efficiently simulated with
a classical computer, enabling the direct calculation of
logical error rates for large distance codes, and it accu-
rately captures pure dephasing (but only approximately
describes the decoherence found in real superconduct-
ing qubits). In Sec. III we derive a leading-order ana-
lytic expression for the logical error rate that estimates
the below-threshold scaling behavior (for small code dis-
tances). Section IV gives the approximate performance
of the three fault-tolerant architectures discussed above,
using both the leading-order analytic formula and clas-
sical Monte Carlo simulation. There are many ways to
implement a surface code with superconducting qubits,
3and the design details of any given fault-tolerant architec-
ture will surely be improved and optimized over time; in
this sense the architectures of Figs. 2 and 3 mainly serve
as examples of our approach and indicate that large-
scale quantum computers should be possible with exist-
ing superconducting devices (assuming the simple error
models considered here). The textbook architecture of
Fig. 1 is also interesting because it likely provides a bound
on the performance of any possible future superconduct-
ing surface code implementation, as the additional error-
correction-cycle steps and unwanted multi-qubit interac-
tions of alternative fixed-coupling designs will only de-
grade the performance. Comparing the performance of
the textbook architecture with the Helmer and DiVin-
cenzo architectures also allows one to assess the benefit
of using tunable couplers, which increases the hardware
complexity but offers a lower T1 threshold and logical
error rate.
II. MAPPING DECOHERENCE TO A
DIAGONAL PAULI CHANNEL
In this section we discuss the use of Pauli twirling
[30–34] to approximately model qubit decoherence
by an asymmetric depolarization channel, which—by
the Gottesman-Knill theorem—makes efficient classical
Monte Carlo simulation possible.
A. Amplitude and phase damping
Quantum systems coupled to an environment undergo
spontaneous dissipation of energy, which is usually mod-
eled by the amplitude damping channel. For a single
qubit this has the form
ρ→ EAD (ρ) = EAD1 ρEAD†1 + EAD2 ρEAD†2 , (1)
where
EAD1 =
(
1 0
0
√
1− pAD
)
and EAD2 =
(
0
√
pAD
0 0
)
. (2)
The EADm are Kraus matrices for the amplitude damping
channel, and pAD can be interpreted as the probability
of a single photon emission from the qubit.
Phase damping or pure dephasing is a decoherence pro-
cess generated by random phase kicks on a single qubit.
Assuming the phase kick angle is a Gaussian-distributed
random variable, the Kraus matrices for this process are
EPD1 =
(
1 0
0
√
1− pPD
)
and EPD2 =
(
0 0
0
√
pPD
)
. (3)
The combined channel of amplitude and phase damp-
ing can also be described by a set of three Kraus matrices,
ED1 =
(
1 0
0
√
1− γ − λ
)
=
1 +
√
1− γ − λ
2
I+
1−√1− γ − λ
2
σz,
ED2 =
(
0
√
γ
0 0
)
=
√
γ
2
σx +
i
√
γ
2
σy,
ED3 =
(
0 0
0
√
λ
)
=
√
λ
2
I−
√
λ
2
σz, (4)
where, γ ≡ pAD and λ ≡ (1−pAD)pPD. Next we represent
the parameters pAD and pPD in terms of the single-qubit
relaxation time T1 and dephasing time T2,
1− pAD = e−t/T1 , (5)√
(1− pAD) (1− pPD) = e−t/T2 . (6)
The combination of amplitude and phase damping on a
single qubit transforms the density matrix as,
ρ→ ED (ρ) =
(
1− ρ11e−t/T1 ρ01 e−t/T2
ρ∗01 e
−t/T2 ρ11e
−t/T1
)
. (7)
B. Asymmetric depolarization channel
Classical simulation of Eq. (7) is inefficient for a multi-
qubit system. For example, the textbook architecture
requires 25 physical qubits for d = 3 and 81 physical
qubits for d = 5. The dimension of the Hilbert space
is more than 33 million for d = 3 and more than 1024
for d = 5. This motivates one to construct a simplified
error model which is tractable via some efficient classical
simulation.
The asymmetric depolarization channel (ADC) is such
a model, where a decoherent qubit is assumed to suf-
fer from discrete Pauli X (bit-flip) errors, Z (phase flip)
errors, or Y (both):
EADC (ρ) = (1−pΣ)ρ+pXXρX+pY Y ρY +pZZρZ, (8)
where pΣ ≡ pX + pY + pZ . A special case of (8) is the
symmetric depolarization channel, where pX = pY = pZ .
The ADC is not sufficient to exactly capture the com-
bined effects of amplitude and phase damping, as no
choice of pX , pY , and pZ lead to EADC (ρ) = ED (ρ). How-
ever, the advantage of the ADC (and more generally the
Clifford channel) is that it can be efficiently simulated
with a classical computer. Therefore we construct an
ADC that approximates (7).
C. Pauli twirl approximation
We approximate the combined amplitude damping and
dephasing with an ADC via twirling [30–34]. Twirling is
used in quantum information to study the average ef-
fect of arbitrarily general noise models via their mapping
4to more symmetric ones. Alternative approximate ap-
proaches have also been recently proposed [35, 36].
Using the Kraus matrices (4), we can rewrite (7) in
terms of Pauli matrices as [34],
ED (ρ) = 2− γ + 2
√
1− γ − λ
4
IρI+
γ
4
XρX+
γ
4
Y ρY +
2− γ − 2√1− γ − λ
4
ZρZ− γ
4
IρZ− γ
4
ZρI+
γ
4i
XρY − γ
4i
Y ρX.
(9)
Twirling over the Pauli group removes the off-diagonal terms [33] from (9), leading to the ADC (8) with error
probabilities [34]
pX = pY =
1− e−t/T1
4
and pZ =
1− e−t/T2
2
− 1− e
−t/T1
4
. (10)
If T2 = T1, the ADC reduces to the symmetric depolarization channel.
We refer to the approximate reduction of any quantum
channel to the ADC in this manner as the Pauli twirl ap-
proximation (PTA). The PTA corresponds to expanding
the Kraus matrices in terms of Pauli matrices (and the
identity), performing the Kraus summation, and keeping
only terms that are diagonal in the Pauli basis. Equiv-
alently, only the diagonal elements of the χ matrix in
the Pauli basis are retained. Because of its simplicity
and wide applicability, we expect the PTA to be a good
starting point for refinements that might (approximately)
account for the neglected non-diagonal terms.
III. PHYSICAL AND LOGICAL ERRORS
In this section we discuss the assumptions of our error
model and the logical error rate in the surface code. We
also describe the error correction cycle and review the
concept of a distance-dependent error threshold.
A. Error model
While superconducting qubits promise scalability, they
suffer from various error mechanisms caused by gate er-
rors and decoherence [22, 23, 37, 38]. In order to model
quantum noise for various surface code architectures we
assume that the errors are Markovian (noise affects each
individual gate operation independently) and uncorre-
lated (noise affects each individual qubit separately).
With these assumptions we now describe the dominant
error mechanisms relevant for our purpose. We classify
these mechanisms as follows:
1. Decoherence. We consider amplitude damping and
dephasing as the dominant sources of decoherence,
characterized by the relaxation time T1 and dephas-
ing time T2 of the qubits. Decoherence is intro-
duced here via the PTA as described above, which
allows us to express the single qubit X , Y , and Z
error probabilities as (10), where t is the operation
time. Similarly, with the assumption of uncorre-
lated errors, one can quantify the error probabili-
ties for various two qubit Pauli channels as
pIX = pIY = pXI = pY I = pX(1 − pX − pY − pZ),
pXX = pXY = pYX = pY Y = pXpY ,
pXZ = pZX = pY Z = pZY = pXpZ ,
pIZ = pZI = pZ(1− pX − pY − pZ),
pZZ = pZpZ .
(11)
Also notice that our assumptions guarantee that
any error (X , Y , or Z) in one of the qubits for a
two qubit operation can be retrieved when errors
on another qubit are traced out; for example pX =
pXI + pXX + pXY + pXZ .
2. Unitary rotation error. Incorrect unitary opera-
tions give rise to a type of intrinsic error. By in-
trinsic we mean an error not resulting from noise
or decoherence. For single qubit operations, such
errors can always be diagonalized in Pauli X , Y or
Z basis. An estimate suggests that with the use of
DRAG pulse shapes [23], these errors are ignorable
with respect to the intrinsic two-qubit gate errors .
Two-qubit gate errors depend on the architecture,
and gate protocol.
3. Leakage. Leakage is an intrinsic error that popu-
lates a quantum state outside of the computational
subspace. As far as the single qubit operations are
concerned it is possible to suppress leakage below
the level of any considerable effect (in comparison
to other dominant errors) using quantum control
techniques. More quantitatively, it’s possible to
show that higher-order DRAG pulse is capable to
suppress single qubit leakage error below 10−8 (the-
oretically) in 5 ns for superconducting qubits [23].
In the present analysis, however, our primary focus is
to investigate the effect of decoherence on logical error
rates and therefore, we do not consider leakage or uni-
tary errors rigorously. Instead, we compute the average
intrinsic error of two-qubit gates for the three architec-
5tures and distribute it equally to all possible Pauli chan-
nels, while decoherence is treated via the PTA.
B. Logical error rate in the surface code
FIG. 4. (Color online) A schematic diagram of distance-3
surface code is shown. Two possible error chains, XL (purple
and horizontal) and ZL (magenta and vertical), are displayed
and various terminologies used in this paper are illustrated.
Syndrome Z operators are shown in green (labelled by Z) and
syndrome Xoperators are in yellow (labelled by X). An error
chain starting and ending at the same boundary is referred to
as a ‘clasp’ and is shown in gray color.
In this section we discuss the use of the surface code
as a single-logical-qubit quantum memory and describe
the error correction cycle. A distance 3 quantum mem-
ory is shown in Fig. 4. The open circles are data qubits
and filled circles are ancillary qubits used for syndrome
measurements. A bit-flip on any data qubit results
in an eigenvalue change of adjacent Z stabilizers and
a phase-flip does the same on neighboring X stabiliz-
ers. Therefore, Pauli X(bit-flip), Y (bit and phase-flip)
and Z (phase-flip) errors are detectable (and therefore
correctable) by sequential measurements of the stabi-
lizer group generators, unless a misidentification in error-
detection leads to the formation of a chain starting from
one boundary and ending at another. Such error chains
commute with all stabilizers but cannot be written as a
product of them and therefore remain undetected. The
larger the array (or higher the code distance) the lower
the probability of formation of these error chains.
Fig. 5 shows the steps that a single surface code er-
ror correction cycle is comprised of. The first step is the
initial state preparation for the syndrome qubits (state
|0〉 for syndrome Z and |+〉 for syndrome X). While
FIG. 5. (Color online) A schematic diagram of a surface code
error correction cycle is shown. The red region (dark gray
leftmost region) contains state preparation, the blue region
(medium gray middle part) contains four consecutive CNOT
operations and the green region (light gray) highlights the
measurements of syndrome Z and X qubits.
there exists multiple approaches for a qubit state prepa-
ration, we here assume that this is done via an ideal
projective measurement and a subsequent local rotation
(σx or Hadamard), if necessary. The state preparation
is followed by four CNOT operations with four adjacent
data qubits. The order of these CNOT operations is im-
portant and in fact from the reference of a syndrome
qubit the clockwise and anti-clockwise orders do not work
as they lead to unwanted entanglement among the syn-
drome qubits [7]. We here adopt north-west-east-south
protocol without any loss of generality. Notice that while
for syndrome Z measurements data qubits act as control
qubits, for syndrome X measurements data qubits are
the targets. These four CNOT operations are followed
by measurements for the syndrome Z case and requires a
Hadamard operation before syndrome X qubits get mea-
sured. Such an error correction cycle can be shown to be
equivalent to measuring the four-qubit operatorsXXXX
and ZZZZ, and are repeated successively.
The data collected via the measurements of syndrome
Z and X qubits at the end of every cycle are stored in a
classical computer. A classical minimum-weight perfect
matching algorithm is used to match (up to a homology)
syndrome events to identify various error chains [2, 7].
The most likely logical errors occur when a misidentifi-
cation by the classical software leads to the formation of
an error chain starting from one boundary and ending
at another of the same type. Such error chains are re-
ferred to as homologically nontrivial error chains and are
responsible for logical X or Z operations on the encoded
logical qubit. The logical error rate contributed by these
error chains can be determined via classical Monte Carlo
simulations.
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FIG. 6. (Color online) Plot of analytic estimate of logical X
error probability per cycle vs. single physical qubit error prob-
ability per timestep. Solid lines denote numerical estimates
via Monte-Carlo simulation while dashed lines are obtained
from our analytical formula given by Eq. (A6).
An analytical leading order estimate of the logical X
or Z error rates for an asymmetric depolarization chan-
nel error model in a surface code is also derived in
Appendix A, and its performance is compared against
the numerical Monte Carlo simulation (as obtained in
Ref. [7]) in Fig. 6 . As observed in Refs. [39, 40], there
exists an additional mechanism for logical errors orig-
inating from error propagation via CNOT operations—
the diagonal error chains. We neglect such diagonal error
chains in the derivation of our analytic formula and there-
fore it underpredicts the logical error rates. However, a
close correspondence between our analytic estimate and
numerical simulation is observed for small distance and
below threshold, as shown in Fig. 6, since the contri-
butions from the diagonal error chains are negligible in
that regime. Thus the approximate analytic formula is
sufficient for the regimes of interest in this work. The
convergence of the curves indicate that below the cross-
over point, surface code error correction helps as we go
from d = 3 to d = 5 and above it hurts. We define that
transition point as the distance-dependent error thresh-
old.
IV. ARCHITECTURE PERFORMANCE
In this section we perform an analysis of the logical
error rate with numerical Monte Carlo simulation (using
Autotune [41]), and also compare the result to our analyt-
ical estimate for the three superconducting architectures.
We emphasize that while the numerical Monte-carlo sim-
ulation captures all possible error mechanisms, our an-
alytical approach neglects the diagonal error chains as
described in Ref. [39, 40]; it therefore underpredicts the
numerical result. However, the analytic formula enables
a simple and immediate extension to alternative candi-
date architectures, error models, and parameter values.
Table I shows the parameters used to estimate the logical
error rate for the three architectures. We assume tunable
transmons for the textbook and Helmer architectures
and use two-qubit gate designs that use this tunability.
CNOT gates are performed via cross-resonance protocol
in the DiVincenzo architecture, which uses transmons op-
erating at the flux sweet spot. Tunable transmons have
an additional source of dephasing and therefore we as-
sume T2 = T1 for the textbook and Helmer architectures.
State preparation of syndrome qubits is assumed to be
done via projective measurement followed by a condi-
tional local rotation (as shown in Fig. 5) and therefore
tQSP = tmeas + tloc in Table I.
A. Approximate logical error rate
Here we construct an approximate analytic formula to
estimate the logical error rates below threshold. We use
the assumptions of our error model and add the indi-
vidual error probabilities on data and syndrome qubits
for each step to obtain the bit-flip and phase-flip error
probabilities per cycle as
pbf = pX(tcycle) + pY (tcycle) + 4
8pintr
15
,
qbf = pQSP + pX(tmiddle) + pY (tmiddle) + pmeas + 4
8pintr
15
,
ppf = pZ(tcycle) + pY (tcycle) + 4
8pintr
15
,
qpf = pQSP + pZ(2tloc + tmiddle) + pY (2tloc + tmiddle)
+pmeas + 4
8pintr
15
,
(12)
where tmiddle ≡ tcycle − (tQSP + tloc + tmeas), pbf and qbf
(ppf and qpf) are the bit-flip (phase-flip) error rates per
cycle in the data qubits and syndrome qubits, respec-
tively. The functions p(t) in (12) refer to the expressions
(10) evaluated with operation time t. Furthermore, tQSP
is the time required to complete the initial state prepa-
ration for syndrome qubits, and pQSP is the error proba-
bility that a wrong state is prepared. pintr is the intrinsic
error of a CNOT gate averaged over the Hilbert space of
all input states, and pmeas is the error probability that
a wrong eigenvalue is reported in the readout process.
Note that the intrinsic gate error (described by pintr) is
assumed to be equally distributed over all 15 two-qubit
Pauli errors and therefore the probability of a bit flip
(occurs with X or Y errors) or phase flip (occurs with
Z or Y errors) of any qubit during CNOT due to the
intrinsic error is 8pintr/15. When we add each proba-
bility we are ignoring all higher-order contributions and
7also the coherence of these error mechanisms (although
our numerical simulation takes the higher-order effects
into account). We use these bit and phase flip probabil-
ities in Eq. (A6) and Eq. (A7) of Appendix A to obtain
analytical estimates of logical X and Z error rates.
TABLE I. Parameters assumed for the three fault-tolerant architectures.
architectures
quantity description textbook Helmer DiVincenzo
T1 qubit relaxation time 1-10 µs 1-10 µs 1-40 µs
T2 qubit dephasing time T1 T1 2T1
tQSP state preparation time 40 ns 40 ns 40 ns
tloc local rotation time 5 ns 5 ns 5 ns
tmeas measurement time 35 ns 35 ns 35 ns
tCNOT CNOT gate time 21 ns 20 ns 20 ns
tcycle time duration of a single cycle 164 ns 160 ns 400 ns
pintr leakage probability for CNOT 10
−4 10−3 10−3
pmeas measurement error probability 10
−2 10−2 10−2
pQSP state preparation error probability 10
−2 10−2 10−2
B. Textbook architecture
The textbook architecture consists of a two-
dimensional square lattice (as shown in Fig. 1) of super-
conducting qubits—tunable transmons—with nearest-
neighbor tunable couplings having infinite on-off ratio.
The CNOT operations in this architecture are performed
using the protocol discussed in Ref. [22]. We assume that
the idle data qubit frequencies are 6 GHz and syndrome
qubit frequencies are 8 GHz. The optimal parameters
for a CNOT operation, shown in Table IV, are deter-
mined in Appendix B by modeling amplitude and phase
damping. As mentioned earlier, T1 = T2 is assumed for
tunable transmons, as they have an additional source of
dephasing that degrades their T2.
We use Eq. (12) along with Eq. (A6) and Eq. (A7) to
compute the logical X and Z error rates (PXL and PZL)
for the textbook architecture. For the numerical Monte
Carlo simulation, we use Autotune [41] to simulate the
circuit shown in Fig. 5 for every syndrome qubit.
In Fig. 7 we show the graphs (both analytical and nu-
merical) of the logical X and Z error probabilities per
cycle with d = 3 and d = 5 codes, versus the relaxation
time T1. Note that for d = 3 our analytic formula closely
reproduces the numerical simulation, while for d = 5 it
underpredicts as we expect. From the numerical plots we
observe that the threshold is at ≈ 2.6 µs, where all other
parameters are kept fixed as listed in Table I. This result
signifies that if we construct this architecture with qubits
having T1 (or T2) more than ≈ 2.6 µs, then surface code
error correction helps as we increase the distance from
d = 3 to d = 5; otherwise it hurts.
C. Helmer architecture
In this section we discuss the architecture proposed
by Helmer et al. [25], where superconducting qubits are
arranged in a two-dimensional square lattice and each
qubit is coupled to one horizontal and one vertical cavity
as shown in Fig. 2. The rectangular blocks (horizontal
and vertical) are cavities, circles represent qubits and the
colors denote their idle (between gate) frequencies. As
pointed out in Ref. [25], the minimum frequency range
required to allocate the frequencies of all qubits in this
architecture is proportional to square root of the number
of qubits. While this architecture is not scalable, it is
suitable for implementing the distance 3 and 5 surface
code, which is a main focus here.
The CNOT gates are performed between a pair of
adjacent qubits by tuning them into mutual resonance
and waiting for a while somewhere near cavity frequency
and thereby utilizing the effective flip-flop interaction be-
tween qubits. The waiting time for this gate is inversely
proportional to the magnitude of the effective flip-flop in-
teraction strength and for parameters used in Ref. [25] we
estimate tCNOT ≈ 20 ns for this protocol. The dominant
source of intrinsic errors for such a CNOT emerges from
the higher-order Landau-Zener transitions during tuning
and detuning and are estimated to be in the order of 10−3
[25]. As specified earlier, the parallel CNOT operations
involving the same resonator also cost fidelity due to the
higher-order couplings in this architecture. However, in
the low distance limit we assume that the total intrinsic
error is bound by the fixed (distance-independent) value
mentioned above. These parameters are shown in Table
I and used to estimate the logical error probability per
cycle for this architecture.
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FIG. 7. (Color online) Logical X and Z error rate per cycle
is shown as a function of coherence time T1 for the textbook
architecture. Plots for d = 3 are shown in blue and those for
d = 5 are shown in red.
The bit-flip and phase-flip error probabilities per cycle
for data and syndrome qubits in this architecture are
given by (12) with tcycle = 160 ns and tmiddle = (4×20) ns
= 80 ns. With a similar analysis we obtain Fig. 8, which
shows the plots of logical Xand Z error probabilities per
cycle for d = 3 and 5 error correction with respect to T1,
and we observe that the threshold is at ≈ 2.8 µs.
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FIG. 8. (Color online) Logical X and Z error rate per cycle
is shown as a function of coherence time T1 for the Helmer
architecture. Plots for d = 3 are shown in blue and those for
d = 5 are shown in red.
D. DiVincenzo architecture
Here we analyze the architecture (shown in Fig. 3) pro-
posed by DiVincenzo [26], in which each qubit is disper-
sively coupled to two resonators, while each resonator
couples four such qubits. In this architecture every data
or syndrome qubit consists of four physical qubits where
one of them is primary and the remaining three act as
ancillary qubits. The CNOT operations in this architec-
ture are performed via the virtual cross resonance pro-
9TABLE II. Time duration for each step in the error-correction
cycle for DiVincenzo architecture.
operation time duration
state preparation 40 ns
first CNOT (north) 100 ns
second CNOT (west) 60 ns
third CNOT (east) 60 ns
fourth CNOT (south) 100 ns
local rotation plus readout 40 ns
tocol where qubits always remain dispersively coupled
to the resonators while microwaves drive the population
transition between two qubits [27–29]. Notice that this
architecture is fully scalable and the frequency allocation
does not depend on the number of qubits.
We first estimate the time required to complete a sin-
gle surface code cycle in this architecture. As mentioned
earlier, for each block one out of four qubits acts as a
principal qubit and without loss of generality we assume
the eastern qubit to be the principal one for every block.
Table II shows the time required for each individual step
in this architecture. The state preparation and read out
takes 40 and 35 ns, respectively, as for previous archi-
tectures. The first CNOT is performed between a syn-
drome block and its north data qubit block and this is
performed by doing a CNOT between the eastern qubit
of the syndrome block and the western qubit of the data
block. This CNOT must be accompanied by pre- and
post-SWAP operations in the data block where the quan-
tum state of the eastern qubit is transferred to the west-
ern one. As discussed, the CNOT operations are per-
formed via the cross-resonance protocol and we assume
the gate time for such a CNOT to be ≈ 20 ns [29]. SWAP
operations between two qubits coupled via resonator is
also assumed to be performed in 20 ns. The intrinsic er-
ror pintr for such CNOT gates is estimated to be in the
order of 10−3 [28]. These results give us the time dura-
tions required for each step in the error correction cycle,
shown in Table II. These estimate the duration of a single
cycle in this architecture to be 400 ns long.
Following the same argument as in the textbook ar-
chitecture and using (12) for the bit-flip and phase-flip
error probabilities with tcycle = 400 ns and tmiddle =
(100+ 60+ 60+ 100) ns = 320 ns, we compute logical X
and Z error rates. Fig. 9 shows the total logical X and
Z error probabilities per cycle for d = 3 and 5. Note that
the condition, T2 = 2T1, leads to pX + pY ≈ 2(pZ + pY )
(assuming T1,2 ≫ tcycle), which means that the bit-flip
error rate is almost twice larger than the phase-flip er-
ror rate. Since, logical X error rate mostly depends on
bit-flip probability and logical Z on phase-flip, we expect
PX > PZ for this case. This asymmetry between logical
X and Z error rates imply a larger error threshold for
logical X error in comparison to logical Z. We observe
from our numerical simulation that logical Z errors can
be suppressed if T1 > 5 µs, while in order to suppress
logical X errors we need T1 > 10 µs, which is consistent
with the above argument.
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FIG. 9. (Color online) Logical X and Z error rate per cycle is
shown as a function of coherence time T1 for the DiVincenzo
architecture. Plots for d = 3 are shown in blue and those for
d = 5 are shown in red.
E. Other possible architectures
We also discuss some other possible architectures based
on fixed coupling elements, as shown in Fig. 10. As
per our convention, the squares denote resonators, cir-
cles denote qubits, and solid lines denote fixed couplings.
For gate protocols (CNOT or SWAP) that require tuning
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FIG. 10. (Color online) Various possible fixed coupling-based
architectures are shown for d=3 surface code. The circles
denote qubits, squares denote resonators and various colors
(grayscales) denote a possible frequency allocation. (a) An
architecture where superconducting qubits are arranged in
a two-dimensional square lattice each coupled to its nearest
neighbor with fixed couplers. (b) An architecture where su-
perconducting qubits are used for data qubits and resonators
for syndrome qubits coupled via fixed couplers. Each res-
onator is also coupled to another qubit required for read out.
(c) Same as architecture (b) except for the fact that each qubit
is also coupled to another resonator used as its memory. (d)
In this architecture each qubit in a two-dimensional square
lattice is coupled to its nearest neighbor via a resonator.
and detuning qubits in and out of resonance, the great-
est challenge is the frequency allocation such that first-
order Landau-Zener transitions can be avoided. We ob-
serve that with DC control-based gate protocols [21, 22],
none of these architectures can avoid first order Landau-
Zener transitions. This fact is an inherent property of the
topology of these architectures. However, we note that
with microwave-control-based gate protocols (for exam-
ple, cross-resonance), these unwanted transitions can be
avoided.
The crucial role of Landau-Zener transition on the er-
ror mechanisms for these architectures motivates us to
estimate this error: For any two level system Landau-
Zener formula predicts the diabatic transition probability
as
PLZ = exp
(
−2π g
2
~|ǫ˙(t∗)|
)
, (13)
where g is the coupling between the levels, ǫ(t) is the
time-dependent energy level separation and t∗ is the time
when the levels are in resonance. Assuming parameters
relevant for superconducting architectures (g ≈ 45MHz
and ǫ˙(t∗) ≈ 2GHz/ns), we obtain a Landau-Zener tran-
sition error 1−PLZ of about 4%. This error is unaccept-
ably large. We do not attempt here to perform a more
quantitative analysis of logical error rate for these archi-
tectures. However, we emphasize that while microwave
control-based gate protocols may prove to be useful for
these cases, such gate operations have not yet been ana-
lyzed in the context of these designs.
V. CONCLUSION
TABLE III. Fault-tolerant T1 thresholds for the three archi-
tectures studied in this work.
T1 threshold
architecture logical X error logical Z error
textbook 2.6 µs 2.6 µs
Helmer 2.8 µs 2.8 µs
DiVincenzo 10 µs 5 µs
We have investigated the logical error rate and fault-
tolerant error threshold for three superconducting sur-
face code implementations. While the coherence time
has been improving over the past few years for supercon-
ducting qubits, we discuss here the minimum coherence
time required to achieve error correction. The logical
error rate for d = 3 and 5 is computed as a function of
qubit coherence time and the threshold is found to be de-
pendent on the architecture, error model, and assumed
gate protocol. Table III shows our main results. These
error thresholds are within reach of current state-of-the-
art superconducting circuit designs. The operation time
requirements for qubit state preparation and readout are,
however, yet to be achieved experimentally to the accu-
racy assumed in this work. Our analysis can be extended
to the future surface code architectures. As mentioned
earlier, the effect of decoherence on the logical error rate
is a primary focus in this work, and our error models ne-
glect various higher-order and unintended stray couplings
between qubits. Exploring the effect of these factors is a
possible direction of future research.
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Appendix A: Derivation of approximate surface code
logical error rate
In this section we derive the logical error per qubit
per cycle as a function of the single qubit error rates,
to leading order. Our derivation here does not include
the “diagonal” error propagation via CNOT gates [39,
40] and therefore underestimates the logical error rates.
Logical error rates for X and Z errors per cycle (PXL
and PZL respectively) are defined as the probability of
formation of an X or Z error chain in the surface at the
end of a single cycle. We consider the logical X error
first, and the expression for the logical Z error follows
from a similar combinatorial argument. Suppose pbf and
qbf are bit-flip error probabilities (per cycle) in the data
and syndrome qubits, respectively. The dominant error
mechanism emerges from the fact that (d + 1)/2 errors
either get misidentified as (d − 1)/2 errors (with 100%
probability) or as a different arrangement of (d + 1)/2
errors (with 50% probability), thereby producing an error
chain after attempting error correction. Such a process
can happen in three ways.
Case 1. The most natural error chain happens when
there are (d+1)/2 data-qubit bit-flip errors in a single row
of a distance-d surface. These (d + 1)/2 error locations
can be chosen out of d locations in
(
d
d+1
2
)
ways, and such
an error chain may occur in any one of the d rows, leading
to
P
(1)
XL = d
(
d
d+1
2
)
p
d+1
2
bf . (A1)
Note that the chance of misidentification of these (d +
1)/2 errors is 100% for this case because the classical
error detection software is based on minimal-weight per-
fect matching. This expression was previously derived in
Ref. [7].
Case 2. In this case (d+ 1)/2 errors occur in two con-
secutive rows, as shown in Fig. 4. We refer to such an
error chain as a ‘broken’ error chain and call the point
where the chain changes its row as the ‘breaking point’
(shown in Fig. 4). In order to estimate this case correctly
one needs additional care with error-chains starting from
one boundary and ending at the same boundary in a dif-
ferent row. We refer to such an error chain as a ‘clasp’
(shown in Fig. 4). Notice that clasps are homologically
trivial and therefore should not be considered as a source
of logical error. In order not to count these clasps, we
classify this case into two mutually exclusive and exhaus-
tive (to leading order) subcases: i〉 when errors occur in
horizontal links of a surface code lattice and ii〉 when
there are no errors on horizontal links. Also, observe
that chains with errors in more than one horizontal links
contribute to a higher-order process and are therefore ex-
cluded from our leading order analysis. If we think that
the horizontal link with error divides a row into shorter
and longer arms (also shown in Fig. 4), then for subcase
i, the number of ways an error chain is formed (W1) is
constrained by the condition that all sites of the shorter
side cannot be filled with errors for any error chain since
in that subcase one would be constructing a clasp. Satis-
fying this condition, for a given orientation and a specific
pair of adjacent rows, we obtain,
W1 = (d− 1)
(
d
d−1
2
)
︸ ︷︷ ︸
all possible chains
− 2
d−1
2∑
r=1
(
d− r
d−1
2 − r
)
︸ ︷︷ ︸
clasps
=
d2 − 1
d+ 3
(
d
d−1
2
)
. (A2)
For subcase ii all the single physical qubit errors are dis-
tributed among vertical links in two adjacent rows. In
this subcase, for a given distribution of single qubit er-
rors, in order not to overcount the homotopic error chains
one needs to adopt a convention to place the breaking
point. Without loss of any generality, we adopt the con-
vention that the breaking point for this subcase is always
placed right next to the rightmost error on the lower arm.
Such a convention prevents overcounting of homotopic er-
ror chains. The remaining condition one needs to satisfy
for this subcase is not to place all single qubit errors on
the longer arm of the error chain. This condition prevents
us from overcounting case 1. Satisfying these conditions,
we find the number of ways an error chain is formed (W2)
for subcase ii as,
W2 = (d− 1)
(
d− 1
d−1
2
)
︸ ︷︷ ︸
all possible chains
−
d+1
2∑
r=2
(
d− r
d−1
2
)
︸ ︷︷ ︸
Case-1 chains
=
d− 1
2
(
d
d−1
2
)
. (A3)
Combining these results we obtain the logical X error
probability per cycle for case 2 as
P
(2)
XL =
1
2
2(d− 1) [W1 +W2] p d+12bf
= (d− 1)(3d+ 5)(d− 1)
2(d+ 3)
(
d
d−1
2
)
p
d+1
2
bf . (A4)
In the first line, the factor of 2 comes from the orientation
(bottom-left to top-right or top-left to bottom-right) of
the error chain, the factor of 1/2 denotes the fact that
the classical error detection software misidentifies such an
error chain with a 50% probability, and d−1 corresponds
to the number of adjacent pair of rows in a distance-d
code.
Case 3. The third process that contributes to the same
order involves error chains weaving through surfaces in
different time slices. In Fig. 11 we show a single row of
a distance-5 surface in two subsequent time slices. Note
that the geometry of locations of data qubits and mea-
surement events for this case exactly correspond to the
geometry of broken error chains discussed in case 2, ex-
cept for the fact that the breaking point is along timelike
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FIG. 11. (Color online) Data qubits (red filled circles) of a
single row in a distance-5 surface code is shown in two subse-
quent time slices. The blue filled circles denote measurement
locations. An error in any measurement location generates
two adjacent timelike syndrome events.
direction instead of spacelike one. In analogy with case 2
we argue that such a situation happens for two subcases:
i〉 when there is one measurement error with a proba-
bility qbf on one time slice along with (d − 1)/2 bit-flip
errors on data qubits in two subsequent time slices in a
single row, and ii〉 when there are only (d+ 1)/2 bit-flip
errors on data qubits in two subsequent time slices in a
single row. Bit-flip error probability on a syndrome or
data qubit in one of the two subsequent time slices is in
fact pbf(1− pbf) or qbf(1− qbf) and keeping only leading
order terms we approximate those as pbf or qbf . Note
that the two subcases of case-3 can be mapped exactly
with the two subcases of case-2 as far as their combina-
torics are concerned and following a similar argument as
in case 2 we obtain
P
(3)
XL = d
[
d2 − 1
d+ 3
qbf
pbf
+
d− 1
2
](
d
d−1
2
)
p
d+1
2
bf , (A5)
where the difference in the prefactor comes from the fact
that the single row for this case can be chosen in d ways.
Assuming qbf is of the same order of magnitude as pbf , we
observe that case 3 in fact contributes to the same order
like previous cases. Also assuming pbf = qbf and replac-
ing the prefactor d with d−1 in (A5), we can retrieve the
right hand side of (A4). We claim that—except for these
three cases—all other processes contribute higher-order
terms as they involve multiple breaking points. Combin-
ing all the contributions we obtain
PXL =
[
d+ (d− 1)(3d+ 5)(d− 1)
2(d+ 3)
+ d
(
d2 − 1
d+ 3
qbf
pbf
+
d− 1
2
)](
d
d−1
2
)
p
d+1
2
bf . (A6)
As far as the topology of the logical error chains are concerned, there is no difference between logical X and Z errors
which enables us to use the same combinatorics to show that the logical Z error probability,
PZL =
[
d+ (d− 1)(3d+ 5)(d− 1)
2(d+ 3)
+ d
(
d2 − 1
d+ 3
qpf
ppf
+
d− 1
2
)](
d
d−1
2
)
p
d+1
2
pf , (A7)
where ppf and qpf are phase-flip error probabilities (per
cycle) in data and syndrome qubits respectively.
At this point, we emphasize that our derivation never
invokes any particular assumption about internal steps
of a surface code cycle and therefore is also valid in a
situation where the capability of directly measuring three
or four qubit Pauli operators is implicitly assumed. As
pointed out in Ref. [39, 40], for a surface code cycle where
measurement of multi-qubit operators are replaced by a
sequence of CNOT operations, additional error chains
having pure diagonal links emerge. While these error
chains also contribute to the leading order, the number of
such error chains is negligible for low distances. To verify
the performance of our analytic expression, we assume
a symmetric depolarization channel error model for an
8-step surface code cycle (as described in Ref. [7]) and
plot logical X error rate per cycle as a function of single
physical qubit error rate per timestep (pstep), which is
(approximately) related to pbf via
pstep =
3
2
(pbf
8
)
. (A8)
Fig. 6 shows a comparison (for logicalX error) of our ana-
lytical estimate and a numerical Monte-Carlo simulation
as obtained in Ref. [7]; it is evident that for low distances
the analytic estimate correctly captures the dominant be-
havior of these error chains below threshold.
Appendix B: Coupled qubit model under
decoherence
In this section we compute the fidelity loss during a
controlled-Z (CZ) gate for a coupled qubit model under
amplitude and phase damping. Such a model is impor-
tant for the estimation of total CNOT gate time as well
as intrinsic errors for textbook architecture. Since we
assume the couplers having infinite on-off ratio for this
architecture, each pair of qubits gets decoupled from all
other pairs for each intermediate step of error correction
cycle and therefore each pair of coupled qubits can be
treated separately. Both the qubits are assumed to have
three levels and the Hamiltonian is given by,
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H(t) =

0 0 00 ω1(t) 0
0 0 2ω1(t)− η


q1
+

0 0 00 ω2 0
0 0 2ω2 − η


q2
+ g

0 −i 0i 0 −i√2
0 i
√
2 0


q1
⊗

0 −i 0i 0 −i√2
0 i
√
2 0


q2
, (B1)
where the suffix denotes qubit index, g represents the coupling between the qubits and η is the anharmonicity of the
qubit. For a CZ operation we control the frequency of the first qubit (ω1(t)) with an error function pulse as described
in Ref. [22] while the frequency of the second qubit is kept constant. The Kraus matrices for the amplitude damping
channel of any three level quantum system are given by,
EAD1 =

1 0 00 √1− λ1 0
0 0
√
1− λ2

 , EAD2 =

0
√
λ1 0
0 0 0
0 0 0

 , EAD3 =

0 0
√
λ2
0 0 0
0 0 0

 (B2)
and Kraus matrices for phase damping are given by,
EPD1 =

1 0 00 √1− λ3 0
0 0
√
1− λ4

 , EPD2 =

0 0 00 √λ3 0
0 0
√
λ4

 , (B3)
where λk for k = 1, 2, 3, 4 being parameters of our de-
coherence model. We assume the same amplitude and
phase damping probability for |1〉 and |2〉 states (λ ≡
λ1 = λ2 and λ
′ ≡ λ3 = λ4) and represent λ and λ′ as
functions of time duration (∆t) and T1, T2 of the quan-
tum system as,
λ(∆t, T1) = 1−e−∆t/T1, λ′(∆t, T1, T2) = 1−e−∆t
[
2
T2
− 1
T1
]
.
(B4)
TABLE IV. Optimal parameters and results obtained for
CNOT gate in this coupled qubit model. We use these results
for the estimation of logical error rate in textbook architec-
ture.
ω1(t = 0) ω2 η g tCNOT pintr
8 GHz 6 GHz 300 MHz 55 MHz 21 ns 1.23 ×10−4
The assumption that decoherence affects each qubit in-
dependently enables us to construct the full Kraus matri-
ces for the qubit-qubit model by performing all possible
tensor products between individual single qubit Kraus
matrices. We first simulate the Hamiltonian given by
(B1) for parameters given in Table. I without decoher-
ence to obtain an optimal pulse shape that maximizes
the average fidelity of the CZ gate for a given coupling
and gate time. Next we apply our decoherence model de-
scribed by Eqs. (B2) and (B3) on those optimal pulses.
Fig. 12 shows plots of leakage error from |11〉 for such
decoherence model (for T1 = 10 µs) applied on optimal
pulses with respect to various total gate time and for
various values of coupling strengths. Fig. 12 also shows
that there exists an optimal point corresponding to total
gate time ∼ 11 ns at g = 55 MHz for which the leakage
from |11〉 state is the minimum under decoherence. We
use this point for the CZ part of the CNOT operation in
textbook architecture and assuming that local rotations
can be performed almost exactly in 5 ns, a CNOT re-
quires 21 ns time duration as it involves two Hadamard
operations along with a CZ. Table IV shows the optimal
parameters and results obtained from this analysis.
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FIG. 12. (Color online) Plot of leakage probability from |11〉
state under decoherence for various g during a CZ operation
vs total CZ operation time.
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